wiki.chpc.ac.za

User Tools

Site Tools

You are here: start » workshops
Trace: • workshops • scaling • cfd
workshops:start

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision 		Previous revision
workshops:start [2014/02/28 16:51]
nthorne [CHPC Ranger System Administration Course] 		workshops:start [2024/02/29 14:10] (current)
wikiadmin
Line 1: Line 1:
 ====== Workshops and Short Courses ====== ====== Workshops and Short Courses ======
  
-=====CHPC Ranger System Administration Course===== +To be informed of future workshops or courses please subscribe to the //[[https://lists.chpc.ac.za/sympa/info/chpc-announce|chpc-announce]]// mailing list.
- +
-  * **When:**   24 to 28 March 2014 +
-  * **Where:**  CHPC, Cape Town +
- +
-The CHPC is looking to distribute small compute clusters to groups that could benefit from having access to such hardware for training users in HPC basics before they need access to large clusters such as the CHPC.  As part of this objective we have created 12 node clusters by breaking up racks of compute hardware that used to make up the [[https://www.tacc.utexas.edu/resources/hpc/ranger|Ranger]] supercomputer.  This training course will cover the topics necessary for hosting a rack of Ranger hardware, such as, a hardware overview and the data-center preparation details both of which are specific to Ranger.  We include a generic software stack that can be used for managing most small clusters but which has been selected as our recommendation for managing the Ranger hardware.   +
- +
-[[workshops:ranger|Information and application forms for Ranger System Administration course...]] +
- +
------ +
- +
- +
-=====Intel Xeon Phi Programming Course===== +
- +
-  * **When:**   17 to 21 February 2014 +
-  * **Where:**  CHPC, Cape Town +
- +
-The CHPC has several Intel Xeon Phi co-processor cards and sees them as an essential component to achieving high performance with power efficiency.  Capable of supporting 240 threads in an 8GB shared memory environment with powerful 512 bit vector arithmetic, a Phi packs 1 teraflop of HPC peformance into a single accelerator.  Programming for the Phi can be challenging to incorporate all its features to achieve the maximum performance.  For this reason the CHPC is hosting a dedicated programming course covering the Phi and the Intel compiler and tool chain to support development of fast HPC code. +
- +
-[[workshops:phi|Information and application forms for Xeon Phi programming course...]] +
- +
------ +
-=====Previous Workshops===== +
- +
-[[workshops:2013]] +
- +
- +
  
 +This is a low-traffic email list that we use to post announcements of forthcoming events and other news.
/app/dokuwiki/data/attic/workshops/start.1393599115.txt.gz · Last modified: 2021/12/09 16:42 (external edit)

Page Tools

Except where otherwise noted, content on this wiki is licensed under the following license: CC Attribution-Noncommercial-Share Alike 3.0 Unported
CC Attribution-Noncommercial-Share Alike 3.0 Unported Donate Powered by PHP Valid HTML5 Valid CSS Driven by DokuWiki